Abstract-With the increasing size of Deep Neural Network (DNN) models, the high memory space requirements and computational complexity have become an obstacle for efficient DNN implementations. To ease this problem, using reduced-precision representations for DNN training and inference has attracted many interests from researchers. This paper first proposes a methodology for training DNNs with the posit arithmetic, a type-3 universal number (Unum) format that is similar to the floating point(FP) but has reduced precision. A warm-up training strategy and layer-wise scaling factors are adopted to stabilize training and fit the dynamic range of DNN parameters. With the proposed training methodology, we demonstrate the first successful training of DNN models on ImageNet image classification task in 16 bits posit with no accuracy loss. Then, an efficient hardware architecture for the posit multiply-and-accumulate operation is also proposed, which can achieve significant improvement in energy efficiency than traditional floating-point implementations. The proposed design is helpful for future low-power DNN training accelerators.
I. INTRODUCTION
Recently deep neural networks (DNNs) have made a great success in many real-world applications, such as image classification [1] , speech recognition [2] , and natural language processing [3] . With the increasing size of DNNs, the models show the state-of-the-art performance. However, the high memory space requirements and computational complexity have become a serious problem for efficient implementations, especially on mobile devices.
To alleviate the extremely high demand of computational resource, many compression methods are proposed, which aim to generate compact DNN models. At present, the reducedprecision representation of numbers, also known as quantization, is one of the most attractive topics [4] . However, these methods mainly focus on the inference phase of DNN. Researches on training with limited-precision numbers still remain to be explored.
Because of the existence of more information flows, including gradients backpropagation and parameters updating, the training of DNNs needs higher representation ability for data. In other words, a suitable number format for DNN training should have enough dynamic range for big numbers, and have high precision for numbers in the center of data distribution.
Posit, a type-3 universal number, is introduced by Gustafson et al. [5] . An n-bit posit number is defined as (n, es), where es (exponent bits) is used to control dynamic range. Comparing to standard floating point(FP) number, posit has a better tradeoff between dynamic range and precision, just meeting the needs of low-bits number for DNN training. Some researchers have claimed the prospect of posit in DNNs, but practical implementations and verifications are absent [5] [6] . In this paper, we first propose an effective strategy for DNN training using posit number system. After the posit being proved useful in DNN training, a processing element supporting posit arithmetics is required to make full use of its efficiency in DNN accelerators. Our contributions are summarized as follows:
• With an operation which transforms a real number to posit format, we illustrate how to apply the posit in DNN training process.
• We analyze the advantages and disadvantages of the application of posit in DNN training, then we propose corresponding solutions to overcome these problems. Firstly, to deal with the high sensitivity of models in the early training stage and ensure the convergence of models, a warm-up training with FP32 is carried out. Secondly, to take the advantage of posit, we design a layer-wise scaling factors based on the center of data distribution in log-domain, making the data distribution of models match the change of the precision of posit number. Thirdly, to meet different data ranges of different layers, we come up with a quanlitative criteria to select a proper es to achieve a better trade-off between dynamic range and precision of posit number.
• In order to verify the effectiveness of our methods,
ResNet-18 models are trained on ImageNet dataset and Cifar-10 dataset, where 8-bit or 16-bit posit numbers are applied in forward and backward computation, respectively. The experiments show no accuracy loss with the baseline model.
• We propose a hardware architecture for posit multiplyand-accumulate (MAC) unit, which is coded by Verilog HDL and synthesized by Design Compiler under TSMC 28nm technology. Comparing to standard floating point MAC unit, the posit MAC can reduce the power by 83%, and reduce the area by 76%. It demonstrates that our design will benefit future low-power DNN training accelerators. II. BACKGROUND
A. Reduced-Precision for DNN Training
Training DNNs with reduced-precision is an appealing issue. Gupta et al. trained DNNs with fixed-point numbers, and introduced stochastic rounding procedure to prevent accuracy degradation [7] . In paper [8] , the binary logarithmic data representation for both inference and training is explored, so that multiplication operations can be replaced by simpler shift operations. However, the above works usually can not provide expected model accuracy on complex tasks because there are too many information losses caused by the aggressive approximation.
To deal with this problem, some recent works use reducedprecision floating point including FP8 or FP16 in training. Micikevicius et al. [9] used FP16 for forward and backward computation, and kept FP32 for weight update and accumulation. They also proposed a loss-scaling method to keep gradients propagation effectively. Furthermore, with a chunk-based accumulation technique applied, Wang et al. [10] reduced the precision of the computation to FP8, and the precision of the weight update and accumulation to FP16.
B. Posit number system
An (n, es) posit number, whose detail structure is shown as Fig. 1 , includes four parts: a sign bit, regime bits, es exponent bits, and mantissa part. The boundary between the last three parts are not fixed, as the regime part is encoded by runlength method. As for the numerical meaning of regime bits, consecutive k zeros ended by a one means −k, consecutive the mantissa width of px pe the exponent value of px after rounding pf the mantissa value of px after rounding k + 1 ones ended by a zero means k. As an example, a (5, 1) posit construction is described in Table I . The value of a posit number p (binary code) is given by Eq. (1).
( 1) where useed = 2 2 es determines the dynamic range. The maximum and the minimum positive values that p can represent are useed n−2 and useed 2−n , respectively. Some groups have worked on the design of hardware architecture generators for posit arithmetics. Jaiswal et al. [11] proposed a parameterized posit arithmetic architectures generator, supporting basic operations such as FP-Posit conversion, addition/subtraction, and multiplication. Recently, an efficient posit MAC unit generator that can be combined with a reasonable pipeline strategy was put forward by Zhang et al. [6] , Besides, the applications of low-bit posit in deep learning also attracted some attentions. Deep Positron [12] , a DNN architecture that employs exact-multiply-and-accumulates (EMACs) for 8-bit posit, shows better accuracies than 8-bit fixed-point and FP for some small datasets. J.Johnson [13] proposed log-float format inspired by posit, and use it for DNN inference, whose accuracy loss is less than 1% for ImageNet dataset within ResNet-50 model.
III. POSIT TRAINING STRATEGY AND EXPERIMENTS RESULTS

A. Posit Transformation
In this work, all data and computations are represented in posit format in the training process. Therefore, we have to transform a real number, which is represented in FP32 format in current computers, to posit format. Here we define an operator P n,es (x) to achieve this task. The detail process is shown in Algorithm 1, and the involved notations are listed in Table II. Given the total word size n and exponent field size es, we can determine the dynamic range of a posit number. To convert a non-zero number x to corresponding posit number px, firstly we have to limit its magnitude based on the dynamic range and then extract sign, regime, exponent, and mantissa parts.
Algorithm 1: Transform a Number to Posit Format
Input: real number x, posit word size n and exponent field size es Output: posit number px 1 useed = 2 2 es ; 2 maxpos = useed n−2 , minpos = useed 2−n ;
3 if abs(x) < minpos then Next, because of the restriction of word size, the width of each part is adjusted. Therefore, the rounding operations are applied to the value of each part to fit the adjusted width. Here we choose the rounding-to-zero method, e.g. the · operator in Algorithm 1, Line 16, 17. Comparing to the rounding-tonearest and stochastic rounding methods, the rounding-to-zero will be more friendly for hardware implementation. Finally, the posit result px is attained by combining these parts based on Eq. (1).
With the transformation algorithm accomplished, we insert it in DNN training computation flow as depicted in Fig. 3 , which includes forward process, backward process, and weight update process.
B. Training a DNN Model with Posit
Although posit has many benefits while being used in DNN training, it can not show expected performance if we replace FP32 with reduced-precision posit directly. There are several key reasons as follows:
• In the early training stage, the model is more sensitive to the precision of data, and the distributions of some layers are unstable, so that the reduced-precision representations will cause a bad initialization and make the model hard to converge.
• In fact, the precision of posit number system is basically symmetrical about 1, but the data distributions in DNN models are concentrated on limited range. To some extent, it results mismatching between data distributions and number representation formats, thereby leading larger approximation errors.
• For different layers, the data have different ranges, which means some data distributions are more concentrated and the others are relatively decentralized. Therefore, it is suboptimal to use same data precision (e.g es of posit) to represent them. In this section, we propose corresponding methods for dealing with the above problems.
Warm-up Training: By observing the distributions of data in training process, we find that most of them are approximately normal. As shown in Fig. 2 , the distributions of the weights in Convolution (CONV) layers are basically stable in the training process. However, because of the initialization method, the distributions of the weights in Batch Normalization (BN) layers have a steep change in the first several epochs, which may be an important reason of high model sensitivity in early training process. Therefore, in this phase, a higher numerical precision is required. On account of this situation, a warm-up training using FP32 for several epochs (1-5 epochs) is carried out. It will be helpful to determine the data distribution effectively and make sure the convergence of networks.
Distribution-based Shifting: When transforming a real number x to its reduced-precision format, the most common idea is approximating it to the nearest reduced-precision value and clipping it based on the dynamic range of reducedprecision format. As a result, the numerical errors are inevitable. To overcome the second issue, a scaling factor is introduced to shift the data distribution to a more appropriate range, whose upper bound is usually the maximum value that the reduced-precision number can represent [14] . As for posit number system, its dynamic range is large enough to meet demand. However, to make full use of the code space of posit, inspired by the shift-based mapping method [14] , we also propose a layer-wise scaling factor S f . The calculation of the scaling factor is shown as Eq. (2).
x is a tensor to be converted, center means the approximate distribution center of the input tensor in log domain, which stands for that the majority of values are close to this magnitude, σ is a predefined positive integer constant, which is set as 2 in our experiments. As mentioned in previous works [15] , the large values have more importance than small values, so we add σ to center for shifting values towards small magnitude a little more. Basd on the warm-up trained model, the scaling factor of each layer can be calculated. Finally, by applying the scaling factor before and after transformation operation P (x) as Eq. (3), the more important values are shifted to the order of magnitude that has higher precision.
Adjust Dynamic Range: During the DNN training process, different layers have different distribution ranges which are measured approximately by the difference between the maximum and minimum value in log domain. For example, in the first few layers, the ranges of gradients are relatively larger than the ranges of other values. In this case, the posit number should have a larger dynamic range, which means a bigger es value. In this work, for simplicity, we just set the es to be 1 for all weights and activations, and be 2 for all gradients and errors.
C. Experiment Results
To validate our posit training strategy, we perform experiments with ResNet-18 [1] on ImageNet and Cifar-10 datasets utilizing Pytorch framework on NVIDIA P100 GPUs. The validate top-1 accuracy and related configuration are summarized in Table III . which demonstrate that training with reducedprecision posit number can achieve FP32 baseline accuracy without tuning hyperparameters. The training details are as follows: Cifar-10: The model uses stochastic gradient descent with moment 0.9 as optimizer. The initial learning rate is set to 0.1 and divided by 10 at epoch 60, epoch 150, and 250. The network is trained for 300 epochs with a mini-batch size of 512. The warm-up training runs for 1 epoch.
ImageNet: The model uses stochastic gradient descent with moment 0.9 as optimizer. The initial learning rate is set to 0.1 and divided by 10 every 30 epochs. The model is trained for 90 epochs with a mini-batch size of 512. The warm-up training runs for 5 epochs.
IV. ENERGY-EFFICIENT POSIT MAC ARCHITECTURE
By using 8 bits or 16 bits posit number for training, the model size can be reduced to 25% or 50%, then the energy consumption can be saved significantly, because the memory space requirements and the communication bandwidth are reduced. As for computational process, the energy consumption mainly comes from a mass of MAC operations. Since the posit arithmetic operations are different from traditional floating As shown in Fig. 4 , the posit MAC unit proposed in [6] mainly compose of three units: a decoder converting posit to FP, an FP MAC unit, and an encoder converting FP to posit. In this way, the summation of the encoder delay and decoder delay consumes about 40% time of the total posit MAC delay.
Based on this result, improved architectures for the encoder and decoder with lower latency are proposed, which are shown in Fig. 6 and Fig. 5 .
A. The Optimized Decoder and Encoder Architectures
The decoder aims to extract different parts of posit, then exports effective exponent value and mantissa value. Firstly, the absolute regime value of the input posit number is calculated by a LOD (if real regime value is negative) or a LZD (if real regime value is positive). Secondly, The input is left shifted by the width of regime bits, which is equal to r or r + 1, where r is the absolute regime value. The output of Lef t Shif ter composes of posit exponent value and mantissa value. Finally the regime value and posit exponent value are packaged into effective exponent value. The critical path of the original decoder is determined by the add one operation. As shown in Fig. 5 , we remove the adder, and split the left shift path by duplicating the Lef t Shif ter. To preserve the function of the adder, a left-shift-one (" << 1 ) operation is inserted after the Lef t Shif ter2. The encoder converts the FP to posit format. Firstly, a 2n-bit variable REM is constructed with mantissa and the least significant bits(LSB) es exponent bits, and the remained bits are filled by regime sequence. Then REM is right shifted by the width of regime bits, which is equal to r or r + 1, where r is the absolute regime value. Therefore, an optimization method, which is similar to that used in the optimized decoder, is applied for the encoder architecture. The architectures are coded by Verilog HDL and synthesized by Design Compiler under TSMC 28nm technology. To prove efficiency of the proposed encoder and decoder, the same parameterized architectures with [6] are evaluated.
The comparison results in Table IV show our encoder speeds up by 25%-35% and our decoder speeds up by 15%-30%, thereby reducing the impact of these two units on total delay.
After combining the proposed encoder and decoder with the FP MAC unit, an energy-efficient posit MAC architecture is proposed. To meet the requirements of the DNN training with posit, different posit MAC units which support all kinds of posit format involved in Table III are implemented. The implementation results are summarized in Table V . For fair comparison between the posit MAC and FP32 MAC on energy consumption, all these units are synthesized with a timing constraint of 750MHz. Comparing to FP32 MAC, the posit MAC can reduce the power by 22%-83%, and reduce the area by 6%-76%. In this paper, with several useful methods proposed, the posit number system is applied to DNN training successfully. The experiments results show that reduced-precision posit can achieve similar accuracy with FP32 on different datasets. If the posit is applied in DNN accelerators, the overhead caused by data communications can be saved by 2-4×. In order to take full advantage of posit, an energy-efficient posit MAC unit is designed. Comparing to FP32 MAC, the posit MAC can reduce the power by 22%-83%, and reduce the area by 6%-76%.
In the further work, we will implement a hardware accelerator for DNN training with posit. On the other hand, the architectures for posit arithmetic with the encoder and decoder may be not the optimal method. We will carefully design a new architecture for the posit MAC to further improve its performance.
